Deterministic on-chip compare and diagnosis

Tessent Streaming Scan Network

Joe Reynick
Manager – Product Engineering
Tessent Silicon Lifecycle Solutions
Siemens EDA
SSN Successes

**Intel**
- 10x productivity gain
- 50% scan test cost reduction
- Multi-die (2.5D) proven

**Broadcom**
- SSN enables 2X shift frequency
- 30mV favorable difference in shmoo
- Reduced test cost for identical cores

**Qualcomm**
- Meets scalability requirements
- Successful in silicon
- 9 of top 10 Tessent customers adopting / evaluating SSN
- 12 designs in silicon
- 11 additional tape-outs

**Amazon**
- Graviton3 server chip
- SSN bus at 370 MHz
- Huge step on performance, power efficiency, and cost

**TSMC**
- DFT reference flow leveraging SSN for TMSC 3DFabric
- OIP partner of the year award

**Arm**
- SSN reference flow for Arm Neoverse subsystem
- Presented at ITC 2021, available from Siemens or Arm

**Samsung**
- Significantly reduces effort to make complex designs highly testable
- Design Solution Kit (reference flow) with SSN
Overview

• SSN ATPG modes
• Recommended test patterns
• Deterministic on-chip compare
• Identical cores
Tessent Streaming Scan Network (SSN) ATPG modes: Taking Plug-and-Play to the Next Level

- Cut DFT development time in half or more
  - Decouple core and chip level DFT
  - Define core grouping at retargeting time
  - Bus can be any width, even 1 bit

- Eases routing and timing closure
  - Eliminates top-level test mode muxing
  - Supports tile-based design with abutment

- Up to 4X test time and volume reduction
  - Packets are 100% scan data payload
  - Virtually eliminates scan vector padding
  - Optimal core compression
  - Time multiplexing
  - All compressors can run simultaneously
  - Identical cores tested at constant cost
  - Full diagnosis support

Silicon proven
SSN Manufacturing Patterns

Recommended SSN simulations and manufacturing patterns

<table>
<thead>
<tr>
<th></th>
<th>ICLNetwork Verify patterns</th>
<th>Continuity pattern</th>
<th>OCComp Self-Test Pattern</th>
<th>Loopback pattern</th>
<th>Retargeted SSN patterns</th>
<th>Top-level ATPG SSN patterns</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1st silicon test</strong></td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>(chain test)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(scan test)</td>
</tr>
<tr>
<td><strong>Production test</strong></td>
<td>*</td>
<td>*</td>
<td>✓</td>
<td>*</td>
<td>✓</td>
<td>(chain test)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(scan test)</td>
</tr>
</tbody>
</table>

*Optional pattern and can be used to identify the cause of failure
**Includes verification of streaming-through-IJTAG
***SSN Retargeting parallel testbench is used only to verify clocking during scan pattern retargeting
Reverse failure mapping and Tessent Diagnosis

**Step1: Failure file reverse mapping (Top-level)**

- Supported formats: STIL, WGL, CTL
- `.stil` (top-level)
- `.icl` (top-level)
- `.tcd` (top-level)
- `.fail` (Top-failure file)
- `.icl` (block level)
- `.patDB` (block level)

**Failure mapping**
- read_failures
- write_failures

**Step2: Diagnosis (block-level)**

- `.fail` (Block-failure file)
- Diagnosis
- Flat model (block level)
- `.fail` (Top-failure file)

**Step3: Regenerate block vectors/retarget to top**
- Quick to respin/retarget vectors for a single block
- SSN packet format fully understood by Tessent diagnosis
- Can add physical data for further fault resolution

- Step 1: Map top level failures to the block
- Step 2: Diagnose/correct the block failures
- Step 3: Regenerate block vectors/retarget to top
On-chip compare: Optimizing test for identical cores

- Fail data measured in two locations for our example
  - One pass/fail “sticky” bit per core scanned out through IJTAG at the end of pattern set
  - ssn_bus_out can be deactivated for reduced tester memory in volume production test
  - Accumulated “status” scan responses from all core instances from SSN bus

- Modify a bit in test_setup to determine which core(s) contributed to accumulated unload status
  - By default, all cores contribute
    - Full diagnosability if a single core fails or nonidentical cores fail
    - Step through each core individually and diagnose for identical cores failing
Summary

• On-chip comparison of deterministic ATPG data.
• A single sticky-bit is generated per block or EDT channel
• Saves tester volume and even test time for volume production test
• Additional capabilities can be derived for yield improvement
• Scan shift is much faster when SSN bus outputs are masked
• Failing identical blocks can be diagnosed by selecting the blocks one-at-a time
• Tessent diagnosis is fully compatible with SSN packet data.
• Reduced scan volume from reusing identical core patterns
• On-chip compare can be run on just part of the chip, standard compare on the rest.
Thank You
SiliconInsight bench testing

- Opal Kelly XEM 6310 board – currently up to 120 IO’s
  - IO will more than double in near future
  - MBIST/LBIST/ATPG
- OpenOCD TAP interface boards – restricted for MBIST/LBIST
- Bench board/socket for DUT.
- GPIB support for power supplies, ancillary test equipment, etc.
SiliconInsight ATE-Connect

• Allows remote SiliconInsight access and control of ATE for silicon bring-up, characterization, and debug.
  – Does not require ATE pattern translation step
• IJTAG to ATE program
• Advantest and Teradyne supported interfaces
  – API interface for other testers
Diagnosis

- MBIST/LBIST can be diagnosed in SiliconInsight.
- ATPG diagnosis is accomplished with Tessent Diagnosis.
- A scan “failure file” is generated by SiliconInsight or ATE/datalog translation.
  - feeds forward into Tessent Diagnosis.
- Tessent Diagnosis validates consistency for ICL, TSDB, Failure File and vectors.
- Can read LEF/DEF for “Physically aware” diagnosis.
- Results in accurate fault classification for failing silicon.
- Tessent Diagnosis also understands SSN scan packet format, as will SiliconInsight in 2021.2.
Reverse failure mapping and Tessent Diagnosis

Step 1: Failure file reverse mapping (Top-level)

- Supported formats: STIL, WGL, CTL

- Reverse failure mapping
  - read_failures
  - write_failures

- Top failure file

- Block failure file

- Flat model

- Failure report

Step 2: Diagnosis (block-level)

- set_context_patterns -failure_mapping
- read_core_description top.tcd
- set_current_design top
- set_system_mode analysis
- read_patterns top.stil
- read_failures top.fail
- write_failures <Block-failure file>_prefix

##above command generates block.fail##

- report_failures -unmapped

- set_context_pattern -scan_diagnosis
- open_tsdb ../block/tsdb_outdir
- read_flat_model -design_name block
- -mode stuck_atpg1 -design_id block_scan
- read_patterns -fault_type stuck_at
- diagnose_failure block.fail
Backup
Understanding SSN Timing
From SSH to scan chains

- Path from SSH can be any combination of compressed and uncompressed scan chains
- Timing from the SSH must be LE timing
  - Error is reported if violated
- Shift_capture_clock guaranteed later than bus_clock
  - One full clock cycle from SSH to the scan logic
  - Gated or divided version of bus_clock
Understanding SSN timing
Channel and chain timing to SSH

- Path to SSH can be any combination of compressed and uncompressed scan chains
- Scan chain clocking to the SSH can be TE, LE, and mixed TE-LE
- For TE clocking
  - SSH strobe is on TE
  - Allowing full clock cycle to SSH
- For LE clocking
  - SSH strobe is on LE
  - Allowing full clock cycle to SSH
  - SSH requires additional hardware to support LE strobing
    - Enabled by default
      - SSH DftSpecification property, support_from_scan_out_le_strobing
    - Recommend keeping enabled – no affect on TE clocked scan sources
    - Error when LE strobing is required but doesn’t exist.
- For mixed TE-LE clocking
  - SSH Strobe is on LE
  - Same additional hardware in SSH is required to support LE strobing
  - Warning of half-cycle path to SSH from TE scan sources
Advanced Topics
Managing timing of SSN datapath (1)

• Time multiplexing of SSN bus
  – Optional time division / multiplication of SSN bus

• BusFrequencyDivider
  – Slow down bus frequency and widen by factor of N
    - e.g. N=2 divide a 64 bus @400MHz to 128 bus @200MHz

• BusFrequencyMultiplier
  – Speed up bus frequency and narrow by factor of N
    - e.g. N=2 multiply a 128 bus @200MHz to 64 bus @400MHz

• Modify the timing of the SSN bus
  – Use to absorb arbitrary amount of skew between CTS regions
    - Meet setup/hold timing
  – Modify the bus frequency at the chip-level IO
    - At input narrow and speed up internal bus
    - At output widen the bus and return to IO frequency
Advanced Topics
Managing timing of SSN datapath (2)

- **OutputPipeline node**
  - Optionally inserted SSN pipeline node
- **Use this node to help meet timing**
  - Minimize loop timing path between last node and IO
  - Contains persistent clock buffer
    - Instruct CTS to drive with early branch of clock
- **Last node on datapath at top-level before IO**
  - Dftspec semantic rule check
  - Not an ICL extraction error
  - Additional pipeline nodes to be added before
SSN Flow (Core Level)

First DFT Insertion Pass

Second DFT Insertion Pass

Synthesis

Tessent Scan Insertion

ICL Based Patterns Verification

ATPG Pattern Generation

Memory BIST, Boundary Scan

EDT, OCC, SSN

Stitched scan chains

Unstitched scan chains

TSDB View Creation