

Tessent Hierarchical DFT Meeting Time to Market, Cost, and Quality Challenges For Multi-billion Transistor Designs

Saket Goyal

Master Engineer ASIC Products Division



Broadcom Proprietary and Confidential. Copyright © 2021 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.

BROADCOM ASIC PRODUCTS DIVISION: Markets, Products

Markets		Products	Key Tech/IP Trends, Challenges
Wired Networking: Switching & Routing		 50GE/100GE/400GE Switches 400G/800G Network Processors 28G/56G/112G Switch Fabric 	 5nm, 3nm 100G -> 200G SerDes 3.2G+ HBM2E -> 6.4G+ HBM3
Compute Offload		 ML Inference & Training Video offload Smart NIC Security 	 5nm, 3nm PCIe Gen5 -> PCIe Gen6 More on-die, on-package memory Power Density (W/mm2)
Wireless Infrastructure		 Analog Front End, Digital Front End Baseband Processor 	 Integrated RF ADC-DAC Thermal dissipation
Storage Controllers		 Hard Disk Drive (HDD) Controllers Solid State Drive (SSD) Controllers 	 PCIe Gen6, SAS4 Low-cost, low-power solution



DFT - Trend and Challenges

Characteristics	Trend	DFT Challenges
Technology Scaling	• 5nm -> 3nm	 Defect Density, New type of defects, Faults/mm²
IP Integration	 100G -> 200G SerDes PCIe Gen5 -> PCIe Gen6 DDR5 -> DDR6 3.2G+ HBM2E -> 6.4G+ HBM3 	 Concurrent IP & Design development Integration, Coverage, and Verification
Packaging	• 2.5D -> 3D	 Known Good Die Ability to test dies at 3DIC package
Low Power	Lower Core VoltageLow functional activity	 Multi Voltages ATPG & Functional activity correlation
Product Design Cycles	 12 -18 months -> 9-12 months 	 Design Feedback to meet Test coverage DFT Verification before Tape out
Ramp to Production	 6 months -> 2 months 	Test Quality at Production
System Scaling	 Lifecycle Management, Embedded Analytics 	 Re-use of DFT Infrastructure for In-system Test, Monitor, Diagnosis Secure DFT Access

Broadcom and COPD Flow – DFT Perspective



Tessent Hierarchical DFT Provides Plug-n-Play with High Predictability in Execution and Si Bring up

Broadcom Integrated Flow with Tessent Connect

- Specification-based Hierarchical DFT for all IP
- IP Retargetable Pattern Generation
- IJTAG insertion, extraction and control for third-party and Tessent IPs
- ✓ Fully Integrated Tessent MBIST
- Integration of Mission Mode Controller for In-System Test
- ✓ Cell Aware ATPG
- Diagnosis Driven Yield Analysis
- Common database across the entire flow
- Flow customization with introspection and design editing





Tessent Hierarchical DFT Flow Benefits



Complete DFT Insertion with ATPG DRC and Coverage on whole design in 1 week

- <150G compute RAM required</p>
- ✓ SSA \rightarrow 1 to 2 days, TDF \rightarrow 2 to 3 days, Cell Aware \rightarrow 5 to 7 days
- ✓ Achieve High Test coverage achieved for Initial samples (SSA ~99.3%, TDF ~93%)
- High Test Coverages for IP
- ✓ Silicon debug & production readiness in ~8 weeks

Minimal effort to support In-System Test deliverables







Increasing High Performance Computing application demands chip-makers to have **aggressive release timelines** for highly complex 2.5D SoCs



Advanced DFT Automation using **Tessent Connect** has enabled Broadcom to ship high quality prototypes and samples to production test readiness in ~2 months for ASIC and COPD customers





Thank You



Broadcom Proprietary and Confidential. Copyright © 2021 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.

DEBROADCOM® connecting everything ®