

# ATPG Bench Validation with SSN and Salland's DTX


Gerwin Veltink – Salland Engineering Kiyoshi Takeshita – Siemens DISW

SIEMENS

Unrestricted | © Siemens 2023 | Siemens Digital Industries Software

#### **Tessent SiliconInsight** Introduction – Customers' challenges

Silicon bring-up and diagnosis of embedded instruments require significant learning and is prone to errors causing increased cycle time




## More difficult with non-intuitive results of SSN and with its on-chip compare.

## **Tessent SiliconInsight** Introduction – ATE-Connect

ATE-Connect technology in Tessent SiliconInsight introduces direct communication between Tessent DFT (Design for Test) software and testers, accelerating silicon bring-up from weeks to days



## ATE-Connect Solution Consistent among SimDUT, ATE-Connect and Desktop



Ensure bring-up is ready **before Si** comes back

First Si bring-up, debug and test for prototype ship


Rapid characterization for robust production test

SIFMENS

## **Tessent SiliconInsight for SSN Diagnosis**


give juster       settings		Config Data Browser	<ul> <li>Tessent Visualizer</li> </ul>	×	
Control warger:       Praternalsportfication(hip)toggate.manufacturing/Praternalger_Lawakard.gtuck)/FactStop/defuld)/SactTreut/Lawakard.atuck)/FactStop/defuld)/SactTreut/Lawakard.atuck)/FactStop/defuld)/SactTreut/Lawakard.atuck)/FactStop/defuld       Diagnossis settings         Image and im					
Image: Section of the unseed of the unsee	Instance Browser X 💹 DRC Browser X 🗵 Transcript X	🖽 Config Data Browser 🗶			
Name       Value         Image: State (all of the stat	Current wrapper: /PatternsSpecification(chip_top,gate,manufacturing)/Pat	tterns(gps_baseband_stuck)/TestS	tep(default)/ScanTest/CharacterizationDebugO	ptions	
************************************				11 🔘	
Instance of the second	Diagnose		* Name	Value	
<pre>     HemoryBit     Hemory</pre>	SimulationOptions				Diagnosis settings
<pre>PatternsiSS0</pre>					Diagnoolo oottinigo
<pre>PatternsiSS0</pre>		mbist c1 controller inst)			
<pre>clockTends i SimulationQoins i SimulationQoins i SimulationQoins i SimulationQoins i SimulationQoins i ProcedureStep(sindapath_configuration) i SimulationQoins i Simulation i SimulationQoins i SimulationQoins i SimulationQo</pre>					
<pre>     Simulation.options     Proceedings.pstein diagraph_configuration)     Status     Status</pre>			1 01 0		
<pre>h ProcedureStepison.dtapath_configuration)</pre>					
<pre>isstcontinuity/erficients/ isstcontinuity/ isstcontinui</pre>		0			
<pre>     Patterns(gps baseband_toing)     TestStep(default)     ScanTest     Patterns(gps baseband_thin_only)     TestStep(default)     ScanTest     Patterns(gps baseband_thin_only)     TestStep(default)     ScanTest     Patterns(gps baseband_stuck)     TestStep(default)     ScanTest     Patterns(gps baseband_stuck)     TestStep(default)     ScanTest     Patterns(gps baseband_totk)     // gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1217tc0/codecept/slew_reg[6]     // gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1317tc0/codecept/slew_reg[6]     // gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1517tc0/cpc/kepcch_check_reg[0]     failure_buffer_limit_reached none     fail_pattern_unknown_range all 41 0 127     last_pattern_applied 127     Patterns(gps baseband_stuck) : fail         ScanTest : fail         CoreHodul(logps baseband) : fail         CireHodul(logps baseband) : fail         CireHodul(logps</pre>			F		
<pre>     Treststepidefault)     Treststepide</pre>					
<pre>i cantest ' Paternsiges baseband chain_only) ' Treststepidefault) '</pre>		i i i i i i i i i i i i i i i i i i i			
<pre>* TrestSep(default) = fail * TrestSep(default) = fail * TrestSep(default) = fail * Scantest * CoreHodule(gpc_baseband) * Scantest * Scantest *</pre>		Ō	maximum_1hot_patterns_per_file	unlimited	
<pre>     TrestSep[default)         FastSep[default)         Scancest         FastSep[default)         Scancest         Scancest         CorrestorizationDebugCptions         (/ gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1217tc0/codegen/\slew_reg[6]         // gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1317tc0/codenco/\accum_reg_reg[16]         // gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1517tc0/epc/\epoch_check_reg[0]         failure_buffer_limit_reached none         fail_pattern_unknown_range all 41 0 127         last_pattern_applied 127         // Patterns(pgs_baseband): fail         // gps_i failure         Greefulul(egps_baseband): fail         // GPS_i : fail</pre>	Patterns(gps_baseband_chain_only)	. Sector	failing_flops_summary	none	
<pre>// gps_baseband_rtll_tessent_edt_c1_int_inst_chain_1317tc0/codenco/\accum_reg_reg[16] // gps_baseband_rtll_tessent_edt_c1_int_inst_chain_1417tc0/epc/\epoch_reg[10] // gps_baseband_rtll_tessent_edt_c1_int_inst_chain_1517tc0/epc/\epoch_check_reg[0] failure_buffer_limit_reached none fail_pattern_unknown_range all 41 0 127 last_pattern_applied 127 last_pattern_applied 127 // Patterns(gps_baseband_stuck) : fail // ScanTest : fail // CorreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail</pre>	CharacterizationDebugOptions CoreModule(gps_baseband)	0			
<pre>// gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1217tc0/epc/\epoch_reg[10] // gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1517tc0/epc/\epoch_reg[0] failure_buffer_limit_reached none fail_pattern_unknown_range all 41 0 127 last_pattern_applied 127 // Patterns(gps_baseband_stuck) : fail // ScanTest : fail // CoreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail</pre>	CharacterizationDebugOptions CoreModule(gps_baseband) si_setup X patterns X	0	•		
<pre>// gps_baseband_rtll_tessent_edt_cl_int_inst_chain_1517tc0/epc/\epoch_check_reg[0] fail_pattern_unknown_range all 41 0 127 last_pattern_applied 127 last_pattern(gps_baseband_stuck) : fail // Patterns(gps_baseband_stuck) : fail // ScanTest : fail // GPS_1 : pass // GPS_2 : fail</pre>	CharacterizationDebugOptions CoreModule(gps_baseband) si_setup X patterns X IB Gate Report: Normal // gps_	baseband_rtll_tessent_	edt_c1_int_instchain_1217		Detailed results
failure_buffer_limit_reached none fail_pattern_unknown_range all 41 0 127 last_pattern_applied 127 // Patterns(gps_baseband_stuck) : fail // TestStep(default) : fail // CoreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail	CharacterizationDebugOptions CoreModule(gps_baseband) si_setup X patterns X IB Gate Report: Normal // gps_	baseband_rtll_tessent_	edt_c1_int_instchain_1217		Detailed results
Last_pattern_applied       127         // Patterns(gps_baseband_stuck) : fail       Fail         // TestStep(default) : fail       Fail         // CoreModule(gps_baseband) : fail       Fail         // GPS_1 : pass       GPS_2 : fail	CharacterizationDebugOptions CoreModule(gps_baseband)  i_si_setup X patterns X  Gate Report: Normal  // gps_ // gps_	baseband_rtll_tessent_     baseband_rtll_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317</pre>	tc0/codenco/\accum_reg_reg[16]	
<pre>// Patterns(gps_baseband_stuck) : fail // TestStep(default) : fail // ScanTest : fail // CoreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail</pre>	CharacterizationDebugOptions CoreModule(gps_baseband) si_setup X patterns X Gate Report: Normal // gps // gps // gps // gps // gps	baseband_rtl1_tessent_     baseband_rtl1_tessent_     baseband_rtl1_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable
<pre>// Patterns(gps_baseband_stuck) : fail // TestStep(default) : fail // ScanTest : fail // CoreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail Automation</pre>	CharacterizationDebugOptions         CoreModule(gps_baseband)         si_setup X       patterns X         Gate Report: Normal       // gps.         // gps.       // gps.         failure_buffer_limit_reached none       // gps.	baseband_rtl1_tessent_     baseband_rtl1_tessent_     baseband_rtl1_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable
// ScanTest : fail // CoreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail	CharacterizationDebugOptions         CoreModule(gps_baseband)         si_setup X       patterns X         Gate Report: Normal       // gps         // gps       // gps         failure_buffer_limit_reached none       // gps         fail_pattern_unknown_range all 41 0 127	baseband_rtl1_tessent_     baseband_rtl1_tessent_     baseband_rtl1_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable reports
// CoreModule(gps_baseband) : fail // GPS_1 : pass // GPS_2 : fail	CharacterizationDebugOptions         CoreModule(gps_baseband)         si_setup X       patterns X         Gate Report: Normal       // gps_         // gps_       // gps_         failure_buffer_limit_reached none       // gps_         fail_pattern_unknown_range all 41 0 127       127         last_pattern_applied       127         // Patterns(gps_baseband_stuck) : fail       127	baseband_rtl1_tessent_     baseband_rtl1_tessent_     baseband_rtl1_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable reports
// GPS_1 : pass // GPS_2 : fail	CharacterizationDebugOptions CoreModule(gps_baseband) si_setup X patterns X Gate Report: Normal // gps // gps // gps // gps // gps failure_buffer_limit_reached none fail_pattern_unknown_range all 41 0 127 last_pattern_applied 127 // Patterns(gps_baseband_stuck) : fail // TestStep(default) : fail	baseband_rtl1_tessent_     baseband_rtl1_tessent_     baseband_rtl1_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable reports
// GPS_2 : fail	CharacterizationDebugOptions         CoreModule(gps_baseband)         si_setup X       patterns X         Gate Report: Normal       // gps.         // gps.       // gps.         // gps.       // gps.         failure_buffer_limit_reached none       // gps.         fail_pattern_unknown_range all 41 0 127       127         last_pattern_applied       127         // TestStep(default) : fail       // ScanTest : fail	baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable reports Result introspection
	CharacterizationDebugOptions         CoreModule(gps_baseband)         si_setup X       patterns X         Gate Report: Normal       // gps_         // gps_       // gps_         // gps_       // gps_         failure_buffer_limit_reached none       // gps_         fail_pattern_unknown_range all 41 0 127       127         last_pattern_applied       127         // Patterns(gps_baseband_stuck) : fail       // ScanTest : fail         // CoreModule(gps_baseband)       CoreModule(gps_baseband)	baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable reports Result introspection
	CharacterizationDebugOptions         CoreModule(gps_baseband)         si_setup X       patterns X         Gate Report: Normal       // gps.         // gps.       // gps.         failure_buffer_limit_reached none       // gps.         fail_pattern_unknown_range all 41 0 127       127         last_pattern_applied       127         // Patterns(gps_baseband_stuck) : fail       // ScanTest : fail         // CoreModule(gps_baseband)       // GPS_1 : pass	baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_     baseband_rtll_tessent_	<pre>edt_cl_int_instchain_1217 edt_cl_int_instchain_1317 edt_cl_int_instchain_1417</pre>	tc0/codenco/\accum_reg_reg[16] tc0/epc/\epoch_reg[10]	Customizable reports Result introspection

## **Tessent SiliconInsight for SSN Diagnosis**



# SiliconInsight Landscape


Product variation by hardware performance



## **SIEMENS**

## Salland Engineering – DTX System

Pattern flow for Post Silicon Validation, closed loop between EDA and DTX




- 1. Tessent SiliconInsight Generates STIL pattern
- 2. Velocity CAE tool converts to DPIN format
- 3. DPIN Executes Pattern and returns Fail Information to Silicon Insight via ATE-Connect
- 4. Silicon Insight finds Device faults or continues by generating next STIL pattern




## Salland Engineering – DTX System Software

	<i>}</i>
5	<pre>//Pattern:233 Vector:947 TesterCycle:11899</pre>
5	Ann {* Pattern:233 Vector:947 TesterCycle:11899 *}
1	"pattern 233":
8	Macro "scan_edt_g1" {
9	"_ssn_datapath1_GPI03_0_" = 1101001010000111111110000111110101010
þ	
	"_ssn_datapath2_GPI03_1_" = 1 \r12 0 1010000000011110000010111110101101;
2	"_ssn_datapath2_GPI04_1_" = HHHHLHLLHL \r10 H LHLLHLHLHL \r17 H L;
3	}
1	//Pattern:234 Vector:948 TesterCycle:11947
5	Ann {* Pattern:234 Vector:948 TesterCycle:11947 *}
5	"pattern 234":
1	Macro "scan_edt_g1" {
3	"_ssn_datapath1_GPI03_0_" = 001011010010101011111100001010 \r19 1;
9	<pre>"_ssn_datapath1_GPI04_0_" = \r12 L HLHLHLH \r29 X;</pre>
þ	"_ssn_datapath2_GPI03_1_" = 01111000011111111010110100000 \r19 1;
	"_ssn_datapath2_GPI04_1_" = HLHLHLHHHHHHLLLLLLLLLXLXL \r25 X;









## Salland Engineering – DTX System Hardware specifications of Salland SE-DPIN core









Parameter	SE-DPIN64-PXIe	SE-DPIN32-PXIe	SE-DPIN16	
Form-factor	PXIe single slot - 214mm x 131mm		Module - 85mm x 72mm	
# of I/O channels <sup>(note-1)</sup>	64 single-ended / 32 differential	32 single-ended / 16 differential	16 single-ended / 8 differential	
Vector Memory	Large 256M / Small 4k vectors per channel			
Source & Capture Memory	64Mbit per channel			
Error Memory	1k per channel			
Max vector rate	High Voltage mode 50MHz (-2V to +6V)    High Speed mode 200MHz (0V to +4V)			
Edge placement resolution	39.0625ps hardware; 1.22ps programming			
# timesets	127			
Max offset (DGS – GND)	±300mV			
Per Pin PMU (FV/FI/MV/MI)	-2V to +6V; ±50mA; Active load ±24mA			
Protocol R/W (I2C / SPI / UART)	200Mbps			
Maximum number of events	400Mbps (some formats)			
Scan Memory (max)	8Gbit scan depth (1x chain per 16ch)			
Scan Chain (max)	32 (32x SCANin + 32x SCANout)	16 (16x SCANin + 16x SCANout)	8 (8x SCANin + 8x SCANout)	
Power dissipation	83W (Max)	45W (Max)	24W	

• DPIN is offering full ATE IO technology with PPMU, ILoads, Level & Timing setting per pin up to 400Mbps.


Note 1: Multiple SE-DPIN PXIe cards can be installed to increase the channel count.




## Salland Engineering – DTX System Hardware specifications of Salland SE-SMU16

		SALLAND Engineering
Parameter	SE-SMU16-PXIe	
Form-factor	PXIe single slot - 214mm x 131mm	
# of I/O DPS channels	16	
Support modes	FV, MV, FI, MI, HIz	
Force Voltage Ranges	Compliance current	DC Accuracy
-2V to +3V	±5uA, ±25uA, ±250uA, ±2.5mA, ±25mA, ±100mA, ±250mA, ±500mA	±(0.2%FV + 10 mV)
-5V to +6V	±5uA, ±25uA, ±250uA, ±2.5mA, ±25mA, ±100mA, ±250mA	±(0.2%FV + 15 mV)
±15V	±5uA, ±25uA, ±250uA, ±2.5mA, ±25mA, ±100mA	±(0.2%FV + 20 mV)
Measure Voltage Ranges	Compliance current	DC Accuracy
-2V to +3V	126uV / LSB	±(0.2%FV + 10 mV)
-5V to +6V	252uV / LSB	±(0.2%FV + 15 mV)
±15V	504uV / LSB	±(0.2%FV + 20 mV)
Force Current Ranges	Ranges	DC accuracy
	±5uA, ±25uA, ±250uA, ±2.5mA, ±25mA, ±100mA, ±250mA, ±500mA	TBD
Measure Current Ranges	Ranges	DC accuracy
	±5uA, ±25uA, ±250uA, ±2.5mA, ±25mA, ±100mA, ±250mA, ±500mA	TBD
Ganging	Yes, 16 channels => 8 A	
# of Low Current channels	16 (low side sending measurement method)	
Current ranges	DC accuracy Resolution	Measurement time
0 – 3nA	±(0.3%FSR + 500fA) 46fA	1ms
0 – 6nA	±(0.3%FSR + 0.9pA) 92fA	1ms
0 – 12nA	±(0.3%FSR + 1.7pA) 0.18pA	1ms
0 – 300nA	±(0.2%FSR + 60pA) 4.6pA	0.02ms
0 – 600nA	±(0.2%FSR + 110pA) 9.2pA	0.02ms
0 – 1200nA	±(0.2%FSR + 200pA) 18.5pA	0,02ms







**SIEMENS** 

## Summary

- Tessent SiliconInsight offers quick turn-around time of silicon bring-up and diagnosis with direct communication between Tessent DFT software and test equipment.
- ATE-Connect technology enables Tessent SiliconInsight to control and observe DUT operated on 3<sup>rd</sup>-party test equipment such as ATE (Automated Test Equipment).
- Salland Engineering DTX System is now one of ATE-Connect partners, which allows our customers to run SSN bus test at speed in the bench test environment.