

ShenZhen Renice Technology Co., Ltd

X5A 2.5" SATAIII SSD

Datasheet



V1.4

2020-1-10

Revision History

Revision	Description	Date
1.0	Formal Release	2/10/2015
1.1	Adding Secure Erase Function	9/21/2015
1.2	Adding Physical Destruction Function	6/10/2017
1.3	Update Max. Capacity to 2TB MLC	9/7/2019
1.4	Update Physical Destroy Description	10/1/2020

CATALOGUE

1. INTRODUCTION.....	3
1.1 PRODUCT OVERVIEW.....	3
1.2 FEATURE.....	3
2. FUNCTIONAL BLOCK DIAGRAM.....	4
3. PRODUCT SPECIFICATIONS.....	4
3.1 PHYSICAL SPECIFICATIONS.....	4
3.2 HOST INTERFACE.....	5
4. INTERFACE DESCRIPTION.....	6
4.1 PIN ASSIGNMENT.....	6
4.2 PIN DESCRIPTION.....	6
5. POWER SPECIFICATIONS.....	7
5.1 OPERATING VOLTAGE.....	7
5.2 POWER SUPPLY VOLTAGE.....	7
5.3 POWER CONSUMPTION (TYPICAL).....	7
6. RELIABILITY SPECIFICATION.....	7
6.1 ENVIRONMENT.....	7
6.2 WEAR-LEVELING.....	8
6.3 H/W ECC AND EDC FOR NAND FLASH.....	8
6.4 POWER FAILURE PROTECTION.....	8
6.5 OVER VOLTAGE AND INRUSH CURRENT PROTECTION.....	8
6.6 ENDURANCE.....	8
7. SECURITY FUNCTION (OPTIONAL ONLY FOR X5A PRO).....	9
7.1 SECURE ERASE(LOGICAL ERASE).....	9
7.2 PHYSICAL DESTRUCTION.....	10
7.2 .1 Physical Destruction Pin Definition.....	11
7.3 HARDWARE-BASED AES ENCRYPTION.....	12
8. SMART FEATURE SET.....	13
8.1 SMART DATA STRUCTURE.....	14
8.2 SMART ATTRIBUTES.....	15
9. ORDERING INFORMATION.....	16
10. PART NUMBER NAMING RULE.....	17

1. Introduction

1.1 Product Overview

The Renice X5A series SSD is a high capacity SSD solution delivers extremely high performance up to 520MB/S read and 440MB/S write through the SATAIII 6.0Gbps interface. The X5A is ideal for a variety of applications, including enterprise solutions where data throughput needs to be high, as well as industrial and military installations where the potential for high shock and vibration conditions exist.

X5A series SSD carries up to 1GB DDR3-1600 which gains high performance. With adopting SLC/MLC NAND flash technology, and utilizing a unique firmware architecture, the X5A maximizes the bandwidth limitations of SATA III providing up to 75,000 input/output operations per second(IOPS). X5A PRO version has configured with AES-256bit engine,compliant with OPAL2.0,also assembles hardware physical destruction and logical destruction functions.This will provide a strong guarantee for your data security at a critical juncture.

1.2 Feature

- **Standard Serial ATA:** SATA III, 6.0Gbps (Backward compatible with SATA 1.5 and 3.0Gbps)
- **Form factor:** 2.5 inch 100.0mm x 70.0mm x 9.5mm (L x W x H)
Optional 100.0mm x 70.0mm x 7.0mm (L x W x H)
- **Connector:** 7-pin signal segment and a 15-pin power segment
- **Performance:**
 - Max Sequential Data Read/Write: 540MB/440MB/s
 - 4Kb Random Read/Write IOPS: 70,000 / 75,000
 - Access Time: <0.1ms
- **Capacities:** 32GB, 64GB, 128GB, 256GB, 512GB, 1TB, 2TB (MLC)
32GB, 64GB, 128GB, 256GB, 512GB (SLC)
- **Power Management:**
 - Input voltage: 5V (±5%)
 - Support Hot Plug/Removal Function
- **Temperature ranges:**
 - Operation: -40 to 85°C (Industrial)
 - Storage: -50 to 95°C
- **Intelligent features:**
 - Flash management algorithm: static and dynamic wear-leveling, bad block management algorithm
 - Supports dynamic power management and SMART (Self-Monitoring, Analysis and Reporting Technology)
 - AES 256-bit encryption, OPAL 2.0 complaint (Optional)
 - Supports BCH ECC 66bits in 1KBytes
 - Support Power Failure Protection
 - Support Over Voltage Protection

- Support TRIM
- Support NCQ
- **MTBF:** >3,000,000 Hours @25C

2. Functional Block Diagram




Figure 1: Renice X5A 2.5" SATAIII SSD Block Diagram

3. Product Specifications

3.1 Physical Specifications

Table 1: Physical Specifications

Form Factor		2.5 INCH
Dimensions	Length	100.0±0.25mm
	Width	70.0±0.25mm
	Height	9.5±0.25mm (Optional 7.0mm)
Weight		<100g
Connector		SATA III 7+15 pin




Figure 2: Renice X5A 2.5" SATAIII SSD mechanical dimensions

3.2 Host Interface

- Industrial Standard SATA Revision 3.1 compliant
- Industrial Standard ATA/ATAPI-8 ACS-2 command compliant
- Supports SATA interface rate of 6Gb/s(backward compatible to 1.5Gb/s and 3Gb/s)
- Native Command Queuing (NCQ): up to 32 commands
- S.M.A.R.T. command transport (SCT) technology
- SATA Device Sleep (Dev Sleep)
- Data Set Management command (TRIM)
- Supports 28bit and 48bit LBA mode commands

4. Interface Description

4.1 Pin Assignment




Figure 3: Pin Assignments

4.2 Pin Description

Table 2: Signal and Power segment

Pin No.	Pin Name	Pin No.	Pin Name
S1	GND (2 nd mate)	P1	Not Connect
S2	SATA Differential RX+ based on SSD	P2	Not Connect
S3	SATA Differential RX- based on SSD	P3	CDI/DEVSLP
S4	GND(2 nd mate)	P4	GND
S5	SATA Differential TX- based on SSD	P5	GND
S6	SATA Differential TX+ based on SSD	P6	GND
S7	GND(2 nd mate)	P7	+5V
		P8	+5V
		P9	+5V
		P10	GND
		P11	DAS
		P12	GND
		P13	Not Connect
		P14	SE-IN
		P15	SE LED

5. Power Specifications

5.1 Operating Voltage

Operating voltage: 5V (±10%)

5.2 Power Supply Voltage

1.2V for Core, 3.3V for NAND and IO

5.3 Power Consumption (typical)

Operation (Read/Write) –1.5W/6W

Idle - 0.6W

Standby - 0.45W

6. Reliability Specification

6.1 Environment

Table 3: Environmental Specifications

Item	Features	
Temperature	Operation	-40°C ~+85°C
	Storage	-50°C ~+90°C
Humidity	5-95%	
Vibration	10Hz-2000Hz, 16.4 G (X, Y, Z axis, 1 hour /axis)	
Shock	Peak Acceleration: 1,500 G, 0.5ms(Half-sine wave, ±X,±Y,±Z axis, 1 time/axis)	
	Peak Acceleration: 50 G, 11ms(Half-sine wave, ±X,±Y,±Z axis, 3 times/axis)	

6.2 Wear-leveling

Renice X5A SSD support both static and dynamic wear-leveling, these two algorithms guarantee all type of flash memory at same level of erase cycles to improve lifetime limitation of NAND based storage.

6.3 H/W ECC and EDC for NAND Flash

BCH ECC 66 bits in 1024 bytes.

6.4 Power Failure Protection

Renice X5A 2.5" SATA SSD adopts build-in power-failure detection circuit to detect current voltage status, when current voltage is detected abnormal, the controller will block the NAND WP (write protect) pin to stop the data to be written into NAND, and ensure the existed data integrity upon sudden power loss.

6.5 Over voltage and inrush current protection

The over voltage and inrush current protection mechanism of Renice X5A SATAIII is designed to be a protect circuitry on Device Power In. Once the current or voltage is exceeded, it will be pull down to the normal value in very short time to protect the drive.

6.6 Endurance

Write endurance: >25 years @ 100GB write/ day (512GB MLC)

Read endurance: unlimited

7. Security Function (Optional only for X5A PRO)

7.1 Secure Erase(logical erase)

Renice X5A PRO SSD can support Secure Erase (SE) function with a hardware Key for emergency data erasure based on customer's requests. Secure Erase can be triggered by pressing the SE Key. No matter Renice X5A PRO SSD is acting as master drive or slave drive, once the Secure Erase function is triggered, SE will be carried out immediately whether the SSD is in idle mode (no read/write) or work (read/write) mode.

Hardware key*: The X5A PRO SSD is designed with an external K2 key located in the tail of the drive or a client's external switch or button can be connected to P3(or P13) to trigger the SE function.

The SE command is transmitted to controller chip from the GPIO of the IO expanding chip, SE could be triggered by pulling GPIO down for 3 seconds whether through H/W (i.e. external switch or button) or S/W, the controller will then send Delete Command to NAND Flash to start SE.

A. Trigger Time: 0~3 seconds

Controller will take it as spurious triggering and no SE command will be sent.

B. Trigger Time: 3~10 seconds

All data on board will be deleted and data of 00 pattern will be written in.

C. The entire destruction process will be completed within 30 seconds.

D. Trigger PIN:Optional (can be customized)

If Input destruction voltage=12V, the trigger PIN is P3 (by default)

If Input destruction voltage=28V, the trigger PIN is P13

7.2 Physical Destruction

Renice X5A Pro SATA SSD is designed with a dedicated circuit providing 28V of additional power for burning the internal wafer circuit of each NAND Flash thoroughly to reach the purpose of destructing data physically.

To execute Physical Destruction, an external hardware button is requested to connect with P2(P14) of SATA connector. Touch the button for 5 seconds (4.5S-5.5S) to trigger the physical data destruction function and start burning the NAND flashes, the destruction won't be stopped even if the power is stopped, it will start automatically when power is on.

Destroy voltage, destroy voltage access PIN and trigger PIN all can be customized.

A. Trigger Time: 4.5~5.5seconds

Once initiated, physical destruction causes irreparable damage to the SSD. Therefore, the error of trigger time is fixed within 0.5s.

B. Trigger PIN:Optional (can be customized)

If Input destruction voltage=12V, the trigger PIN is P2 (by default)


If Input destruction voltage=28V, the trigger PIN is P14

C. Trigger method:


Due to the special nature of physical destruction, there is no trigger button on the PCB board.

Method 1: Connect the two leads of the external button to P2(P14) and GND(for example:P5).

Press the button for 5seconds and then release.



Method 2: Enter a low-level signal lasting 5 seconds into the trigger PIN.



7.2 .1 Physical Destruction Pin Definition

Table 4: Physical Destruction Pin Definition
(Destruction Voltage: 12V,Default)

Pin No.	Pin Name	Pin No.	Pin Name
S1	GND (2 nd mate)	P1	Not Used
S2	SATA Differential RX+ based on SSD	P2	PDE
S3	SATA Differential RX- based on SSD	P3	SE
S4	GND(2 nd mate)	P4	GND
S5	SATA Differential TX- based on SSD	P5	GND
S6	SATA Differential TX+ based on SSD	P6	GND
S7	GND(2 nd mate)	P7	+5V
		P8	+5V
		P9	+5V
		P10	GND
		P11	DAS
		P12	GND
		P13	+12V
		P14	+12V
		P15	+12V

Table 5: Physical Destruction Pin Definition
(Destruction Voltage: 28V,optional)

Pin No.	Pin Name	Pin No.	Pin Name
S1	GND (2 nd mate)	P1	+28V
S2	SATA Differential RX+ based on SSD	P2	+28V
S3	SATA Differential RX- based on SSD	P3	+28V
S4	GND(2 nd mate)	P4	GND
S5	SATA Differential TX- based on SSD	P5	GND
S6	SATA Differential TX+ based on SSD	P6	GND
S7	GND(2 nd mate)	P7	+5V
		P8	+5V
		P9	+5V
		P10	GND
		P11	DAS
		P12	GND
		P13	SE
		P14	PDE
		P15	SE_LED

7.3 Hardware-based AES encryption

AES (Advanced Encryption Standard) adopts symmetric encryption algorithm, when writing data, the data is automatically encrypted by encryption function, and stored in the NAND chip. When the data is read, it is automatically decrypted again by the encryption function.

The encryption function and the decryption function share the same key which is randomly generated when writing firmware into the SSD. The key can not be viewed in any way.

TCG OPAL 2.0 certified AES hardware encryption offers strong, multilayered protection for confidential data.

X5A PRO version has configured with AES-256bit engine, compliant with OPAL2.0.

Table 6: AES encryption structure

AES	Key length(32-bit word)	Packet length(32-bit word)	Encryption round number
AES-128	4	4	10
AES-192	6	4	12
AES-256	8	4	14

8. SMART Feature Set

The Renice X5A supports the SMART command set and defines some vendor-specific data to report spare/bad block numbers in each memory management unit.

Table 7: SMART Feature Register Values

Command Name	Command Code
SMART READ DATA	D0h
SMART Read Attribute Threshold	D1h
SMART ENABLE/DISABLE ATTRIBUTE AUTOSAVE	D2h
SMART SAVE ATTRIBUTE VALUES	D3h
SMART EXECUTE OFF-LINE IMMEDIATE	D4h
SMART READ LOG	D5h
SMART WRITE LOG	D6h
SMART ENABLE OPERATIONS	D8h
SMART DISABLE OPERATIONS	D9h
SMART RETURN STATUS	DAh

8.1 SMART Data Structure

The following 512bytes make up the device SMART data structure. Users can obtain the data using the “Read Data” command (D0h).

Table 8: SMART Data Structure

Byte	F / V	Description
0 - 1	X	Revision code
2 - 361	X	Vendor specific (see 4.3.2)
362	V	Off-line data collection status
363	X	Self-test execution status byte
364 - 365	V	Total time in seconds to complete off-line data collection activity
366	X	Vendor specific
367	F	Off-line data collection capability
368 - 369	F	SMART capability
370	F	Error logging capability • 7-1 Reserved • 0 1 = Device error logging supported
371	X	Vendor specific
372	F	Short self-test routine recommended polling time (in minutes)
373	F	Extended self-test routine recommended polling time (in minutes)
374	F	Conveyance self-test routine recommended polling time (in minutes)
375 - 385	R	Reserved
386 - 395	F	Firmware version/date code
396 - 399	F	Reserved
400 - 405	F	'SM2246'
406 - 510	X	Vendor specific
511	V	Data structure checksum

Notes:

1. F = content (byte) is fixed and does not change.
2. V = content (byte) is variable and may change depending on the state of the device or the commands executed by the device.
3. X = content (byte) is vendor specific and may be fixed or variable.
4. R = content (byte) is reserved and shall be zero.

8.2 SMART Attributes

The following table defines the vendor specific data in byte 2 to 361 of the 512byte SMART data.

Table 9: SMART Data Vendor-specific Attributes

Attribute ID (hex)	Raw Attribute Value							Attribute Name
	MSB	00	00	00	00	00	00	
01	MSB	00	00	00	00	00	00	Read error rate
05	LSB	MSB	00	00	00	00	00	Reallocated sectors count
09	LSB			MSB	00	00	00	Power-on hours
0C	LSB			MSB	00	00	00	Power cycle count
A0	LSB			MSB	00	00	00	Uncorrectable sector count when read/write
A1	LSB	MSB	00	00	00	00	00	Number of valid spare block
A3	LSB	MSB	00	00	00	00	00	Number of initial invalid block
A4	LSB			MSB	00	00	00	Total erase count
A5	LSB			MSB	00	00	00	Maximum erase count
A6	LSB			MSB	00	00	00	Minimum erase count
A7	LSB			MSB	00	00	00	Average erase count
A8	LSB			MSB	00	00	00	Max erase count of spec
A9	LSB			MSB	00	00	00	Remain Life (percentage)
AF	LSB			MSB	00	00	00	Program fail count in worst die
B0	LSB	MSB	00	00	00	00	00	Erase fail count in worst die
B1	LSB			MSB	00	00	00	Total wearlevel count
B2	LSB	MSB	00	00	00	00	00	Runtime invalid block count
B5	LSB			MSB	00	00	00	Total program fail count
B6	LSB	MSB	00	00	00	00	00	Total erase fail count
BB	LSB			MSB	00	00	00	Uncorrectable error count
C0	LSB	MSB	00	00	00	00	00	Power-off retract count
C2	MSB	00	00	00	00	00	00	Controlled temperature
C3	LSB			MSB	00	00	00	Hardware ECC recovered
C4	LSB			MSB	00	00	00	Reallocation event count
C6	LSB			MSB	00	00	00	Uncorrectable error count off-line
C7	LSB	MSB	00	00	00	00	00	UltraDMA CRC error count
E1	LSB						MSB	Total LBAs written (each write unit = 32MB)
E8	LSB	MSB	00	00	00	00	00	Available reserved space
F1	LSB						MSB	Total LBAs written (each write unit = 32MB)
F2	LSB						MSB	Total LBAs read (each read unit = 32MB)

9. Ordering Information

Table 10: Valid Combinations

Capacities/Flash type	Extended Temp
Renice X5A 2.5" SATAIII SSD	
32GB/MLC	RIM032-SX5A2
64GB/MLC	RIM064-SX5A2
128GB/MLC	RIM128-SX5A2
256GB/MLC	RIM256-SX5A2
512GB/MLC	RIM512-SX5A2
1TB/MLC	RIM01T-SX5A2
2TB/ MLC	RIM02T-SX5A2
32GB/SLC	RIS032-SX5A2
64GB/SLC	RIS064-SX5A2
128GB/SLC	RIS128-SX5A2
256GB/SLC	RIS256-SX5A2
512GB/SLC	RIS512-SX5A2
Renice X5A Pro 2.5" SATAIII SSD (Physical Destruction)	
64GB/MLC	RIM064-SX5A2-P
128GB/MLC	RIM128-SX5A2-P
256GB/MLC	RIM256-SX5A2-P
512GB/MLC	RIM512-SX5A2-P
1TB/MLC	RIM01T-SX5A2-P
2TB/MLC	RIM02T-SX5A2-P
32GB/SLC	RIS032-SX5A2-P
64GB/SLC	RIS064-SX5A2-P
128GB/SLC	RIS128-SX5A2-P
256GB/SLC	RIS256-SX5A2-P
512GB/SLC	RIS512-SX5A2-P

10. Part Number Naming Rule

